I. INTRODUCTION
T HE study of nanocrystalline thin-film transistors (TFTs) has been a very active field over the past decade. There are a number of good reviews of the theory of TFTs [1] - [5] , including analytic expressions for the drain current versus gate and drain voltages for ZnO TFTs. This paper provides insight into the operation of TFTs through a 1-D simulation program that includes drift and diffusion, interface states, and a gate voltage-dependent mobility. This approach is valid for the TFTs studied here because series resistance is negligible in these devices.
Hossain et al. [4] give the most pertinent model for the current work on nanocrystalline ZnO deposited by pulsed laser deposition (PLD). They demonstrate that the barrier height of grain boundaries decreases when the Debye length (17 nm in this paper) is comparable to the ZnO grain diameter (20 nm in this paper). In Hossain et al.'s model [4] , the grain boundary barriers are created by charged defects, and the barriers decrease in height when the Fermi level moves above these defects. In this paper, a more important decrease in barrier height occurs in strong accumulation when the Fermi level rises above the conduction band edge. A number of authors have applied mobility models developed for amorphous, disordered, and organic semiconductors with low mobility [6] - [8] . Torricelli et al. [6] utilized a multiple-trapping-and-release (MTR) model to describe transport in 15-nm thick spray pyrolysis deposited ZnO TFTs with mobilities in the 1 ×10 −1 cm 2 /V·s range. García-Sánchez and Ortiz-Conde [7] used Lambert functions [8] to derive currentvoltage relations for the MTR model including tail states. Neither paper includes the effect of interface states. Both the MTR model and the present model predict increased mobility for strongly accumulated layers. This paper concentrates on the role of ZnO bottom interface parameters. The possible role of ZnO top surface parameters will be discussed.
It is important to compare bulk trap densities and bottom interface state densities. The fit of experiment and simulation requires a bottom interface state density, Dit, of 7.5×10 12 /cm 2 . An equivalent bulk trap density for 45 nm ZnO is 4.9 × 10 18 /cm 3 · eV (=7.5 × 10 12 /45 × 10 −7 ), which is much larger than the expected bulk defect density.
The 15-nm insulator thickness used in this paper is the thinnest single-layer Al 2 O 3 gate insulator reported. The subthreshold swing and the Dit values reported here are comparable to those reported in [9] for TFTs using 30 nm of HfO 2 and 45 nm of ZnO, and larger than those reported in [10] for TFTs using a composite gate insulator of 15 nm of SiO 2 over 30 nm of HfO 2 with 50 nm of amorphous indium gallium zinc oxide (a-IGZO). From capacitance-voltage analysis, Siddiqui et al. [9] reported Dit values of 3.0 × 10 13 /cm 2 · eV near the conduction band edge decaying to 5 × 10 12 /cm 2 · eV at 0.6 eV below the conduction band edge.
Very few papers have been published on polycrystalline ZnO TFTs built over a single uniform layer of Al 2 O 3 gate insulator. There are more examples using a-IGZO. One example used 40 nm of a-IGZO over 100 nm of Al 2 O 3 [11] . Amorphous semiconductors do not have grain boundaries and mobility should be much less dependent on V G . This paper on a-IGZO reports a subthreshold swing of 0.1 V/decade, V T of 0.4 V, and mobility of 8 cm 2 /V · s. The low value of V T projected from a fit at large V G is probably due to mobility being independent of V G .
In this paper, we distinguish two regions during turn-OFF. In region (1) during the first phase of turn-OFF, the bottom gate pushes the remaining quasi-neutral region toward the top surface, much as seen in MESFETs. The rate of change with gate voltage in this regime is controlled by bulk doping and bulk trap concentrations. The next region (2) is the subthreshold regime, which is the last phase of turn-OFF where most of the remaining carriers are near the top surface of ZnO. Because of low doping concentration in the baseline ZnO TFTs reported here, region (1) occurs in a very narrow region of gate voltage. With a higher bulk doping or deep traps, region (1) will grow in voltage span and MTR may dominate the current versus gate voltage characteristics.
Over the complete range of voltages used in this paper, our simulation results are in excellent agreement with the experiment for plots of log(I D ), I D , and square-root of I D versus V G . These characteristics of I D versus V G have been distorted by filling of interface states and the dependence of mobility on the gate voltage.
Section II of this paper reports the fabrication details for the TFTs. Section III reports and discusses the test results for these devices. As has been previously observed in [12] , TFT drain currents depend on the ratio of transistor length L and width W . In this paper, all the drain currents are normalized by the ratio of TFT channel design length L divided by channel design width W . After this normalization, the drain current 
II. DEVICE FABRICATION
Standard photolithography techniques were used to fully pattern a bottom-gate/top-contact structure with a maximum process temperature of 100°C using a similar approach previously reported in [13] . Fig. 1(a) shows a cross-sectional view of a fabricated TFT. The devices were fabricated on a glass substrate with 10/100 nm of Cr/Au metal to serve as gate electrode deposited by e-beam evaporation. Then, 15 nm of Al 2 O 3 gate dielectric were deposited by atomic layer deposition at 100°C followed by 45 nm of ZnO deposited by PLD at 100°C in 30 mtorr in O 2 atmosphere. In order to protect and passivate the top surface of ZnO during the subsequent photolithographic steps, 500 nm of polyp-xylylene-C (Parylene-C) was deposited by chemical vapor deposition at room temperature. Finally, 150 nm of Al was deposited to define S-D contacts. No further annealing was performed to the structure. Fig. 1(b) shows an optical image of the channel area of the transistor. The source and drain contacts completely overlap the bottom gate, which helps to reduce contact end resistance.
XRD measurements showed that the ZnO deposits contained wurtzite nanocrystals with (002) orientation perpendicular to 
III. TEST RESULTS
Three channel design lengths (20, 40 , and 80 μm) and three channel design widths (40, 80, and 160 μm) were tested. The unnormalized I D raw data for the three widths at every gate voltage and every channel length were plotted versus design width and fitted with a linear regression for V D = 0.1 V and for V D = 6.0 V. Good fits were obtained with regression coefficients of 0.999 or better. The projected current at W = 0 μm was defined as the peripheral current at the edges of the channel. This current at W = 0 μm was subtracted from the experimental drain currents before the currents were normalized by multiplying by L/W . These fits do not apply to gate current that dominates drain current at negative
(L/W ) × I D is independent of L and W and later, in Section IV, only the results for L = 80 μm will be used. The current is well turned OFF at V G = 0 V, but V T is higher than desired because of the large value of (V T − V OFF ). V OFF is defined as that V G value that gives (L/W ) × I D equal to 1 × 10 −10 A. Both V T and V OFF are slightly large presumably because of high negative fixed charge in the gate insulator. Fixed charge in the range of 10 11 /cm 2 to low 10 12 /cm 3 has been shown to exist in Al 2 O 3 over silicon, and a high fixed charge was shown to correlate with a higher interface state density [14] . Furthermore, mobility can be degraded by remote scattering from random spatial variations of fixed charge in the gate insulator [15] . An important feature of the TFTs reported here is that V T increased by less than 0.1 V during testing. This increase is presumed to be due to electrons pulled into the Al 2 O 3 by large, positive gate voltage. Fig. 2(b) shows a linear plot of the transconductance for the same TFTs. Transconductance gm does not reach a maximum value in the V G range studied although the rate of increase decreases above 4 V. This is evidence that mobility is increasing with V G . Transconductance goes to zero at 1.3 V and this value is defined at V Tgm . The need for the parameter V Tgm is a direct consequence of mobility increasing with V G . It is important to note that without the correction for peripheral current, the mobility values would be 15%-20% larger than those reported in Table I . The ratio of currents at V G = 6 V to that at V G = 0 V was limited by the gate insulator current at
Series resistance R SD was estimated by several different methods. The method of [17] and [18] gave a series resistance of 300 for transistors with 160 μm width. Other derivation methods for R SD gave similar values. The maximum current at V D = 6 V for the TFT with L = 20 μm and W = 160 μm is 15.2 μA. On this basis, the maximum V G shift at the highest current is only 5 mV. This proves that series resistance is not a problem with these TFTs.
The AFM measured surface vertical roughness of the Cr/Au bottom gate deposited on glass was about 1 nm with a horizontal scanning step of 2 nm. Roughness after deposition of 15 nm of Al 2 O 3 was approximately 2 nm. It is not known if surface roughness was limiting the mobility.
IV. SIMULATION RESULTS
Two major goals of this paper were to match the experimental (V T − V OFF ) and match the experimental shape of gm versus V G . To demonstrate the procedure, a data set using a total net donor doping of 4×10 16 /cm 3 and a constant interface density above and below the conduction band edge was found to agree exactly with the experiment. A satisfactory fit could not be obtained for N D = 1.5×10 17 /cm 3 . Higher donor doping and higher interface state density above the conduction band edge both increase (V T − V OFF ). The simulation uses 15 nm of Al 2 O 3 and 45 nm of ZnO and dielectric constants of 9/8 for Al 2 O 3 and ZnO.
A wide gate voltage region of constant swing in the subthreshold regime can only be obtained by a "flat" distribution for which a small increase in the surface potential always gives the same increase in the negative interface charge. This can be obtained using a flat distribution or using several Gaussian distributions with large standard deviations. The flat distribution uses a new version of the charge neutrality level (CNL) as described in [19] and [20] . A CNL of 1.4 eV above the ZnO mid-gap was chosen, which is 0.3 eV below the ZnO conduction band edge. As the Fermi level rises above CNL, the net interface states change from positively charged acceptors to negatively charged donors-subthreshold swing is the same above and below CNL. Fig. 3 shows the total and the charged interface state densities as a function of V G . The surface potential enters the conduction band at "CB." The inset graph shows that charged Nit increases linearly with surface potential. Zero interface charge occurs when the surface potential is equal to CNL minus the bulk potential (1.4-1.577 eV).
It should be pointed out that interface states have been shown to be present above the conduction band edge [21] . Interface states above the bandgap have less effect on the surface potential because of the high density of states above bandgap. Our simulations show that the ZnO bottom interface potential changes by 0.07 eV for each volt change in V G above bandgap and 0.3 eV/V below bandgap, even though the same density of interface states was used above and below bandgap.
The bulk conduction of nanocrystalline ZnO is known to be limited by barriers at grain boundaries and the relative effect of these barriers is determined in part by the Debye length L D in the bulk of the grains compared with the grain size [4] . Our simulated Debye length for N D = 4 × 10 16 /cm 3 is 17 nm, which is comparable to the 20-nm diameter of the ZnO nanocrystals in our films. As an approximation, we will assume that the grain boundary barriers have been reduced by this effect to the extent that we can assume a constant mobility μ BULK in the quasi-neutral region of the ZnO. In the subthreshold regime, the main effect is a decrease of net carrier concentration by a factor of ×1000 and we will also assume a constant mobility in that region. For large drain voltage, channel regions above the saturation voltage V Dsat make no contribution to the summation used to derive channel current in saturation and the value of mobility in these regions has no effect on the saturated drain current.
In the case of strong accumulation, the Fermi level is above the conduction band edge by an amount ( − CB ), where is the potential in the ZnO and CB is the potential in the ZnO when the Fermi level is at the conduction band edge. As the value of ( − CB ) increases for large V G , the grain boundary barrier height decreases by the same amount. When the ZnO is nondegenerate, ( − CB ) is negative, and electrons are in a Boltzmann distribution starting at the conduction band edge and the barrier height does not change with relative to the conduction band edge. Thus, we will assume a mobility of μ BULK * exp(K * ( − CB )/kT ) where μ BULK is the bulk mobility which includes the effect of grain boundary barriers in the bulk ZnO, ( − CB ) is the barrier height above the Fermi level for strongly accumulated ZnO (or heavily doped), with K being an adjustable parameter, k is Boltzmann's constant, and T is the absolute temperature.
When ( − CB ) gets very large, the mobility will eventually be limited to μ MAX by another factor such as interface roughness scattering or remote impurity scattering from charge in the Al 2 O 3 [15] . Using Matthiessen's rule for combining the inverse of mobilities, the expression for the total mobility μ TOTAL will be taken as
For any grid point in ZnO where simulated is below the conduction band edge, the assumption was made that μ = μ MAX μ BULK /(μ MAX + μ BULK ). The following values were used for the simulations in Fig. 4 : interface state density (Dit) = 7.5 × 10 12 /cm 2 · eV, fixed charge = −9 × 10 11 /cm 2 , μ BULK = 5.0 cm 2 /V · s, μ MAX = 15.7/cm 2 /V · s, and K = 0.20. To obtain a fit between simulation and experiment, Alternatively, we may try to fit the data with mobility increasing with V G starting when = 0, i.e., V G at flatband. As will be shown, this assumption leads to a poor fit of experiment and simulation for near V FB . Fig. 4(a) shows the fit of the simulation for N D = 4 × 10 16 /cm 3 to the experimental data (black "bar" symbols) for the TFT with L = 80 μm. The gate voltage is shown for simulated flatband voltage V FB for conduction band edge C.B. and the threshold voltage V T extrapolated from I D V G data in the V G range of 5-6 V. The region marked "A" is the subthreshold regime, "B" is the narrow region in which bulk conduction is being pinched off by decreasing gate voltage, "C" is the region in which a weak accumulation layer is being formed within the Debye length, and "D" is the region of strong surface accumulation. Also in Fig. 4(a) , the threshold voltage V T is shown extrapolated to a fit at high V G . Unlike the case for silicon MOSFETs, V T for a TFT using accumulation layers should be equal to the difference in the Au metal gate and ZnO work functions. This value should be 0.78 V instead of the 3.2 V observed. This difference is due to the distortion of I D versus V G due to the fixed negative charge, negatively charged interface states, and the voltage dependence of mobility.
The simulated potential profiles through the ZnO with the region of the Al 2 O 3 insulator are shown on the right side of Fig. 4(b) . The change in slope at the ZnO/Al 2 O 3 interface is due to the interface charge; however, in addition, the slope will change due to the different dielectric constants of ZnO and Al 2 O 3 . The five curves correspond to the five red dots used in Fig. 4(a) . The subthreshold region A occurs between the two lower curves at V G equal 0.9 and 1.2 V. In region B (between 1.2 and 1.45 V), the bottom gate is pinching-off the current starting at the bottom of the ZnO, similar to pinchoff in a MESFET (a reverse biased junction rather than an MIS). The region C between 1.45 and 2.1 V is the region in which a Debye length accumulation layer is formed. Strong accumulation is seen in the region D between 2.1 and 6.0 V. Fig. 4(c) shows a plot of the logarithm of the carrier concentration versus depth in the ZnO. In this classical simulation, 88% of the carriers at V G = 6 V are within 2 nm of the ZnO/Al 2 O 3 interface. Fig. 4(d) further explains the "carrier pinch-off" and "subthreshold" regimes of Fig. 4(a) . Fig. 4(d) compares the simulation of Fig. 4(a) (called "baseline") to cases with 1 × 10 17 /cm 3 Gaussian distribution of donors or acceptors added to the 45-nm thick bulk of ZnO. In both the cases, the state is 0.25 eV below the conduction band with a 0.1 eV standard deviation. A trap concentration of 1 × 10 17 /cm 3 is much higher than the concentration of deep centers expected in ZnO. In surface density equivalent, this bulk concentration is 4.5 × 10 11 /cm 2 (=45 nm × 1 × 10 17 /cm 3 ), which is lower than the interface state densities used in this simulation.
As can be seen, the addition of 1 × 10 17 /cm 3 donors increases the voltage span of the pinch-off (region B). Nevertheless, the addition of the extra donor states does not change the subthreshold swing. Subthreshold swing is determined by the interface density Dit at the ZnO/Al 2 O 3 interface. V T is 3.4 V for all the three cases (not shown). Thus, (V T − V OFF ) will increase for large donor and donor trap concentrations. Depending on the ratio of accumulation to bulk mobilities, the increased voltage span due to added donors could appear as a hump in log(I D ) versus V G as described in previous publications [1] , [22] . Fig. 4(e) compares the experimental transconductance, gm, with black "bar" symbols with the simulated transconductance, "Baseline." This fit is excellent over the whole range of V G . The inset graph compares the simulation results for three cases.
1) Using (1), the increase in mobility with V G starts when the Fermi level passes the conduction band edge, "Baseline." 2) Mobility increases with V G when the Fermi level passes flatband voltage, ">FB." 3) When an exponential tail of interface states is added without a flat distribution of interface states, "exp < CB." Cases 2) and 3) cause distortion of gm (and in I D , not shown). Outside this small voltage range, all the three cases can be adjusted to fit gm versus V G . Case 1) provides the best fit in the region near V G = V FB . To maintain a good fit outside the region of V G = V FB , the parameters of case 1) had to be adjusted for case 2). In case 3), the interface state density is given by a * exp(−x/b), where a is 9×10 12 /cm 2 and b is 2 eV. This latter case has a slow turn-OFF at negative V G and also an unrealistically large positive fixed charge had to be added for this fit.
In Fig. 4(f) , the matching of experiment and simulation has considered only the bottom interface of the ZnO. This is a valid assumption. However, it is useful to see what happens when the top interface of the ZnO is not passivated. Fig. 4(f) shows that V OFF of the baseline flow shifts by −1.7 V if 5×10 11 /cm 3 positive fixed charge is added at the top of the ZnO or if the net donor concentration in the top 5 μm of the ZnO is increased to 1 × 10 18 /cm 3 . If the top and the bottom interfaces of the ZnO have the same 7.5 × 10 12 /cm 2 · eV interface state density, the subthreshold swing increases to 1.3 V/decade at low I D . Thus, it is important to passivate the top surface of the ZnO.
The I D V G output characteristics for the case using V D = 6.0 V is shown in Fig. 5(a) . These I D V G characteristics were calculated using the methodology described in the Appendix. The simulation that used the same parameters as for the V D = 0.1 V simulations are shown by the "+" symbols without a continuous line. The agreement of this simulation result with experiment is fairly good considering that the gradual channel approximation is used. The fit to the data can be made even better by a decrease in the fixed negative charge to shift the curves to a smaller V T and a slight increase in K [see (1) as shown by the solid colored curves in Fig. 5(a) ]. Fixed charge was decreased from −9 × 10 −11 /cm 2 to −4 × 10 11 /cm 2 and K was increased Finally, Fig. 5(b) shows the simulated and experimental data for the I D V D output characteristics. The excellent fit is after the small correction as described in Fig. 5(a) .
These simulations do not include quantum effects, and show a maximum carrier concentration at the ZnO/Al 2 O 3 interface when V D = 0.1 V. When quantum effects are included, the maximum carrier concentration occurs inside the semiconductor [23] . Recent simulation [24] indicates that the maximum carrier concentration for ZnO is about 1.5 nm inside the ZnO. This depth of the centroid is dependent on the electric field in the gate insulator. There are several methods to correct for this effect on capacitance-voltage measurements when using an extremely thin gate insulator [25] , [26] . This question should not affect the general conclusions of this paper.
V. CONCLUSION
A novel feature of this paper is the use of a constant distribution of interface states (above and below conduction band edge) to fit the I D versus V G characteristics. This includes a ZnO/Al 2 O 3 interface potential (CNL), where charged interface states change from positively charged to negatively charged states. In the past, CNL has been used in the derivation of band offsets at heterojunctions, Schottky barriers, and insulator/semiconductor interfaces. Many previous authors have used exponential or Gaussian distributions near band edge, but these can distort the shape of transconductance versus V G near conduction band edge.
The experimental currents are all corrected for channel perimeter current and normalized by the ratio of channel length to channel width. As a result of this correction, we report mobilities independent of channel W and L that are 15% to 20% smaller than the uncorrected mobilities.
Carrier turn-OFF is divided into two regions. Bulk doping and traps determine the first MESFET-like turn-OFF. The final "subthreshold" turn-OFF of carriers at the top surface is determined by the interface density at the ZnO/Al 2 O 3 interface. Many previous authors have used only bulk traps to explain the subthreshold regime.
Performance of ZnO TFTs using Al 2 O 3 gate insulator can be improved by: 1) decreasing the negative fixed charge in Al 2 O 3 that increases both V OFF and V T ; 2) reduction of grain boundary barriers in the bottom 5 nm of ZnO; and 3) reduction of factors that limit the maximum accumulation mobility at large V G .
It is proposed that the parameter (V T − V OFF ) is a primary measure of the TFT quality.
APPENDIX SIMULATION METHODOLOGY
The analysis used in this paper is an extension of a methodology used earlier for MOSFET nanoribbon pH sensors [27] . An approximation for Fermi-Dirac statistics was used [28] in order to better model the current in strong accumulation.
Charge at the interface produces a difference between displacement vector D in the ZnO and in the Al 2 O 3 . The charge state of the interface states is determined by the Fermi level at this interface. Flat, Gaussian, and exponential distributions of interface states were studied. An exponential that is reflected around the conduction band edge gives a smaller distortion of transconductance than does a "one-sided" exponential under the conduction band edge.
A good fit of experiment and simulation could also be obtained using a smaller flat Dit distribution (5.6 × 10 12 /cm 2 · eV) and adding two Gaussian distributions spaced apart by one standard deviation (0.2 eV) to give the same flat distribution in the subthreshold region. The good fit in accumulation was preserved by slightly changing the mobility parameters.
For the top boundary condition, a virtual ground was spaced away from the top of the ZnO. The spacing was set at 500 nm to match the thickness of Parylene that is under the source/drain metal extended over the channel. This is an exact 1-D solution within 5 μm of the source and drain (See 1) and should properly model the subthreshold swing. When the channel is accumulated at the bottom of ZnO, the bulk ZnO is quasi-neutral and the accumulation current is not very sensitive to the top boundary condition near the source or drain.
The results are not very sensitive to the choice of 500 nm spacing to the virtual gate. There is a small change in the subthreshold swing with spacing to the virtual gate. For spacings of 1 cm, 500 nm, and 100 nm, the derived swing values for the chosen baseline parameters are 190, 190, and 220 mV/decade, respectively.
Three donor states are used in the bulk of the ZnO: 30, 60, and 100 meV in equal proportions. In addition, Gaussian distributions of donors and/or acceptors were added inside the bulk in some cases.
The I D V G results are obtained by scanning the electric field at the virtual gate and deriving the gate voltage at the bottom. After obtaining the potential versus gate voltage, the current was derived by multiplying the derived carrier concentration by the electron charge, the mobility at that grid point potential, and by 0.1 for the case of V D = 0.1 V.
In order to analyze the case for V D = 6.0 V, the channel was divided up into 0.1 V segments (of quasi-Fermi level) and the I D versus V G derived for small V D was shifted in 0.1 V increments of quasi-Fermi level from zero source voltage to the drain voltage. I D at a given large V D value was obtained by adding the currents for each segment up to the value of V D under study. This methodology is related to that described in [29] in a gradual channel approximation that includes both drift and diffusion current. In saturation, the segments near the drain are depleted and do not make a contribution to the sum of segments. Thus, the value of the mobility in these regions is not important. Furthermore, the top boundary condition over these depleted segments near the drain is less important.
On the basis of negligible series resistance, change of potential from top-side contacts to bottom-side accumulation layer is neglected.
All of these studies used a ZnO bandgap of 3.4 eV, a gate work function of 5.2 eV, a ZnO electron affinity of 4.3 eV, and a ZnO conduction band density of states of 1.8 × 10 19 /cm 3 .
